Block-basis on-line BIST architecture for embedded SRAM using wordline and bitcell voltage optimal control | IEEE Conference Publication | IEEE Xplore