An experimental 4-Mbit CMOS EEPROM with a NAND-structured cell | IEEE Journals & Magazine | IEEE Xplore