A serial physical layer design in RapidIO

RapidIO is an attractive interconnection technology due to its high performance and high reliability. In this paper, the design of serial physical layer in 4x mode with 64-bit inner bus is described in detail. It achieves the goals of link transmission, flow control, error detection and recovery. It is considered to be a feasible and reliable part of SRIO in the high speed embedded system interconnection.