Interconnection delay and clock cycle selection in high level synthesis

This paper presents a method to estimate the delay of interconnections. It uses a simple model based exclusively on point to point interconnections. The method has a very low complexity so it can be used during the clock cycle selection in a High Level Synthesis process. In this way it is possible to settle securely the right electrical behavior of the final circuit.