Accelerating HMMER on FPGA using parallel prefixes and reductions | IEEE Conference Publication | IEEE Xplore