Floorplanning for Partially Reconfigurable FPGAs | IEEE Journals & Magazine | IEEE Xplore