Power efficiency modeling and optimization of high-speed equalized-electrical I/O architectures

An I/O design framework is presented which combines statistical link analysis with circuit power models to predict the power-optimum equalization architecture, circuit style, and transmit swing at a given data rate, channel, and process node.