Efficient analysis of communication protocols using VHDL modeling and simulation

Communication protocols can be modeled as finite state machines, a formalism commonly used in digital circuit design. Sophisticated and efficient simulation techniques have been developed to help integrated circuit designers. In this paper, we propose an approach to the analysis of communication protocols and, in general, of entire computer networks based on VHDL modeling and simulation.