Substrate bias dependency of sense margin and retention in bulk FinFET 1T-DRAM cells

The substrate bias in bulk FinFET devices can be used to increase both the sense margin and retention time in 1T memory cells. For given biasing conditions, a substrate bias can be found where sense margin and retention time are optimal. This substrate bias results from a trade-off between the storage of electrons and holes and the impact of the READ conditions.