Matrix computation on Connex Parallel Architecture

The parallel Connex Architecture has specific features imposed in order to improve GIPS/Watt and GIPS/mm
²
. It is designed for embedded computation in systems on chip design. Its validation supposes exploring by turn different application domains to see how the specific architectural and design assumptions affected the actual performance. In this paper the domain of matrix computation is preliminary investigated.