Fixed-point error analysis and wordlength optimization of a distributed arithmetic based 8/spl times/8 2D-IDCT architecture | IEEE Conference Publication | IEEE Xplore