Static timing analysis in Dual-Rail Precharge logic based DPA resistant circuit design | IEEE Conference Publication | IEEE Xplore