Single Event Upset and Multiple Cell Upset Modeling in Commercial Bulk 65-nm CMOS SRAMs and Flip-Flops | IEEE Journals & Magazine | IEEE Xplore