Improving verification coverage of analog circuit blocks by state space-guided transient simulation | IEEE Conference Publication | IEEE Xplore