An efficient path-delay fault simulator for mixed level circuits | IEEE Conference Publication | IEEE Xplore