Through-Silicon-Via stress 3D modeling and design | IEEE Conference Publication | IEEE Xplore