A wide-range all-digital delay-locked loop in 65nm CMOS technology | IEEE Conference Publication | IEEE Xplore