Efficient LDPC decoder implementation for DVB-S2 system

Low Density Parity Check (LDPC) codes have been adopted in many communication standards in recent years due to their Shannon limit approaching performance. More than that, many standards adopt long block length LDPC codes to achieve better performance. Calculation units are, therefore, increased significantly. Traditional simplified algorithm is not suitable for cutting edge transmission of high quality multimedia data because of the serious performance degradation. Better performance with minimum compensation architecture must be realized. This paper is to present the compensation architecture with minimum added circuits.