Hierarchical Design Verifications based upon a Topological Access to Circuit Data

This paper describes a method that uses design hierarchy, signal connectivity information, and topological data retrieval to perform incremental design rule checking, and electrical node extraction.