Implementation of high-speed buffer management for asynchronous variable-length optical packet switch

We develop an FPGA-based buffer management hardware with 8 input ports, which implements a parallel and pipeline mechanism to support over-200-Mpacket/s/port asynchronous variable-length optical packet switching. Optical buffering for asynchronous variable-length packets is demonstrated.