Architectural design exploration of chip-scale photonic interconnection networks using physical-layer analysis | IEEE Conference Publication | IEEE Xplore