Optimization of PCB build-up layer configuration for electronic assemblies with active embedded components in the board | IEEE Conference Publication | IEEE Xplore