A novel ROM architecture for reducing bubble and metastability errors in high speed flash ADCs | IEEE Conference Publication | IEEE Xplore