An architecture for tolerating processor failures in shared-memory multiprocessors | IEEE Journals & Magazine | IEEE Xplore