Design considerations for 0·5 micron ultra thin film submicron SOI transistors by two-dimensional simulation

Two dimensional device simulation is used to investigate problems associated with the design of 0.5 micron gate length SOI MOSFETs. The choice of SOI film thickness and doping to give acceptable values of threshold voltage, inverse subthreshold slope and breakdown voltage is considered for both n- and p-channel transistors.