Modeling of High-Performance p-Type III–V Heterojunction Tunnel FETs | IEEE Journals & Magazine | IEEE Xplore