VLSI architecture design for reconfigurable block size motion estimation

This paper presents a VLSI architecture to support full-search motion estimation with reconfigurable block size, which is well needed in video based surveillance applications. Experiment results show that the proposed architecture achieves the flexibility of adjustable block size at the expense of only 5% hardware overhead compared to the traditional design.