An optimal test compression procedure for combinational circuits | IEEE Journals & Magazine | IEEE Xplore