Hardware in loop implementation and analysis of a neural augmented fault tolerant flight controller for a high performance dynamic fighter aircraft model on a target digital signal processor | IEEE Conference Publication | IEEE Xplore