Reducing time by avoiding process serialisations in or-parallel interpretation of logic programs | IEEE Conference Publication | IEEE Xplore