Improving the Security of Dual Rail Logic in FPGA Using Controlled Placement and Routing | IEEE Conference Publication | IEEE Xplore