High speed DDR memory interface design | IEEE Conference Publication | IEEE Xplore