Circuit Modeling of Single-Event Transient Pulse Stretching in Digital CMOS

Propagation characteristics of SET pulses are modeled using circuit simulation by including parasitic elements from the process. Recently observed SET signatures in SOI and bulk CMOS are explained in terms of layout considerations.