Power integrity optimization of 3D chips stacked through TSVs | IEEE Conference Publication | IEEE Xplore