Single Event Gate Rupture Testing on 90 nm Bulk CMOS Deep Trench Oxide Capacitors

Single event gate rupture (SEGR) testing on a deep trench oxide capacitor used for the reduction of single event upsets (SEU) in a 90 nm bulk complementary metal oxide semiconductor (CMOS) technology indicates that SEGR was not detected.