Design verification of power electronics systems subject to bounded uncertain inputs | IEEE Conference Publication | IEEE Xplore