A RISC architecture with two-size, overlapping register windows | IEEE Journals & Magazine | IEEE Xplore