Memory interconnection test at board level | IEEE Conference Publication | IEEE Xplore