Design verification of a high density computer using IEEE 1149.1

This paper discusses the use of the IEEE 1149.1 test bus, internal scan and built-in emulation logic in the design verification and system integration of an embedded 100Mhz high density scalarlvector parallel processing computer.