High-level timing analysis using constraint logic programming and interval arithmetic

This paper addresses the specific problem of true (functional) delay estimation during high-level design. We present a method for modelling and verifying high-level timing specification using CLP (BNR), a constraint logic programming language augmented with relational interval arithmetic.