Measurement study on simultaneous switching noise

High-performance chip designs with large numbers of output drivers can be crippled by the simultaneous switching noise. A high-frequency test system for measuring ground bounce is described, along with measurements that were taken on test chips with different packaging design options such as multiple layers and chip capacitors. This paper discusses chip and package design guidelines for noise reduction.