THE VLSI AREA OF HIGH RATE LINEAR FILTERS USING LOOP PIPELINING AND PARALLELISM | IEEE Conference Publication | IEEE Xplore