Silicided silicon-sidewall source and drain (S/sup 4/D) structure for high-performance 75-nm gate length pMOSFETs | IEEE Conference Publication | IEEE Xplore