Layout Dependence Modeling for 45-nm CMOS With Stress-Enhanced Technique | IEEE Journals & Magazine | IEEE Xplore