Digital compressor structure in neural network implementation using complex complementary pass-transistor logic (C/sup 2/PL) | IEEE Conference Publication | IEEE Xplore