Formal description of data conversion algorithms for automatic synthesis

This paper discusses the formal description of data conversion algorithms using a functional description language for automatic synthesis. The translation into an SFG representation is performed in order to identify the analog and digital partitions and then recognize possible circuit structures to implement the algorithm. The achieved representation allows an extension of the automatic synthesis of data conversion systems to a higher abstraction level and can lead to a generalized synthesis environment for data conversion systems.