A chip set for a digital audio broadcasting channel decoder

In this paper the design of two chips for an ASIC based channel decoder for a Digital Audio Broadcasting (DAB) system is discussed. The ASIC solution is a follow-up to an expensive implementation which is based on general purpose DSP processors. Both ASICs are used in a test receiver and a precursor consumer DAB receiver.