A scalable analog architecture for neural networks with on-chip learning and refreshing | IEEE Conference Publication | IEEE Xplore