A novel approach to VLSI routing using neural networks

This paper describes an implementation of a channel router using linked assembly of trained neural networks. The router, although evaluated as a software simulation, is suited to hardware realisation where its parallelism can be fully exploited.<
>