LAKE: a performance-driven analog CMOS cell layout generator | IEEE Conference Publication | IEEE Xplore